weblog d’un abbe

20060129

How Dual Channel memory works ?

Filed under: C0D, Research — abbe @ 1805

The dual channel memory architecture’s working has interested me so much. I was confused by the fact that what benefit would you get if you’re desired memory addresses are mapped in only channel. But, today after reading the Intel 915G chipset memory configuration guide, I got to know that in symmetrical dual channel environment, memory is interleaved. It is interleaved at the interval of every cache line (usually 128 bytes in Pentium 4). So my solution lies in population of memory

Thanx to Gautam, who pointed out that I should refer to GMCH specs.

Checkout Intel 915G/915GV/910GL Express Chipset memory configuration guide

Advertisements

Leave a Comment »

No comments yet.

RSS feed for comments on this post. TrackBack URI

Leave a Reply

Fill in your details below or click an icon to log in:

WordPress.com Logo

You are commenting using your WordPress.com account. Log Out / Change )

Twitter picture

You are commenting using your Twitter account. Log Out / Change )

Facebook photo

You are commenting using your Facebook account. Log Out / Change )

Google+ photo

You are commenting using your Google+ account. Log Out / Change )

Connecting to %s

Create a free website or blog at WordPress.com.

%d bloggers like this: